View AK4125_1208496.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ASAHI KASEI
[AK4125]
AK4125
192kHz / 24Bit High Performance Asynchronous SRC
AK4125 PLL /DVD (SRC) 8kHz 216kHz 8kHz 216kHz
1. SRC * Asynchronous Sample Rate Converter * Input Sample Rate Range (fsi): 8kHz 216kHz * Output Sample Rate Range (fso): 8kHz 216kHz * Input to Output Sample Rate Ratio: 1/6 to 6 * THD+N: -130dB * Dynamic Range: 140dB (A-weighted) * I/F format: MSB justified, LSB justified and I2S compatible * PLL for Internal Operation Clock * Clock for Master mode: 128/192/256/384/512/768fsi, 128/192/256/384/512/768fso * SRC Bypass mode * Soft Mute Function Power Supply * AVDD, DVDD: 3.0 3.6V (typ. 3.3V) Ta = -40 85C Package: 30pin VSOP AK4124 Pin-compatible
IDIF2 IDIF1 IDIF0 AVDD AVSS DVDD DVSS ODIF1 ODIF0 OBIT1 OBIT0 IBICK ILRCK SDTI Serial Audio I/F Serial Audio I/F OLRCK OBICK SDTO OMCLK PDN PLL2 PLL1 PLL0 SMUTE PLL DITHER
2. 3. 4. 5.
SRC
UNLOCK
IMCLK
CMODE2 CMODE1 CMODE0
MS0379-J-01 -1-
2005/05
ASAHI KASEI
[AK4125]
AK4125VF AKD4125
-40 +85C AK4125
30pin VSOP (0.65mm pitch)
FILT AVSS PDN SMUTE DITHER PLL2 ILRCK IBICK SDTI IDIF0 IDIF1 IDIF2 PLL0 PLL1 UNLOCK
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 Top View
30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
AVDD DVSS DVDD OMCLK OLRCK OBICK SDTO ODIF1 ODIF0 CMODE2 CMODE1 CMODE0 IMCLK OBIT1 OBIT0
MS0379-J-01 -2-
2005/05
ASAHI KASEI
[AK4125]
AK4124
AK4124 0.4583FSI 0.4167FSI 0.3195FSI 0.2852FSI 0.2182FSI 0.1982FSI 0.1740FSI 0.1212FSI 0.1072FSI 0.0595FSI 0.0484FSI 0.0182FSI AK4125
Digital Filter Passband
0.985 FSO/FSI 6.000 0.905 FSO/FSI < 0.985 0.714 FSO/FSI < 0.905 0.656 FSO/FSI < 0.714 0.536 FSO/FSI < 0.656 0.492 FSO/FSI < 0.536 0.452 FSO/FSI < 0.492 0.357 FSO/FSI < 0.452 0.324 FSO/FSI < 0.357 0.246 FSO/FSI < 0.324 0.226 FSO/FSI < 0.246 0.1667 FSO/FSI < 0.226
0.2177FSI 0.1948FSI 0.1458FSI 0.1302FSI 0.0917FSI 0.0826FSI 0.0583FSI
MS0379-J-01 -3-
2005/05
ASAHI KASEI
[AK4125]
No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
Pin Name FILT AVSS PDN SMUTE DITHER PLL2 ILRCK IBICK SDTI IDIF0 IDIF1 IDIF2 PLL0 PLL1 UNLOCK OBIT0 OBIT1 IMCLK CMODE0 CMODE1 CMODE2 ODIF0 ODIF1 SDTO OBICK OLRCK OMCLK DVDD DVSS AVDD
I/O O I I I I I/O I/O I I I I I I O I I I I I I I I O I/O I/O I -
Function PLL Loop Filter Pin Analog Ground Pin Power-Down Mode Pin "H": Power up, "L": Power down reset and initializes the control register. Soft Mute Pin "H": Soft Mute, "L": Normal Operation Dither Enable Pin "H": Dither ON, "L": Dither OFF PLL Mode Select 2 Pin Input Channel Clock Pin Audio Serial Data Clock Pin Audio Serial Data Input Pin Audio Interface Format 0 Pin for Input PORT Audio Interface Format 1 Pin for Input PORT Audio Interface Format 2 Pin for Input PORT PLL Mode Select 0 Pin PLL Mode Select 1 Pin Unlock Status Pin Bit Length Select 0 Pin for Output Data Bit Length Select 1 Pin for Output Data Master Clock Input Pin for Input PORT Clock Mode Select 0 Pin Clock Mode Select 1 Pin Clock Mode Select 2 Pin Audio Interface Format 0 Pin for Output PORT Audio Interface Format 1 Pin for Output PORT Audio Serial Data Output Pin for Output PORT Audio Serial Data Clock Pin for Output PORT Output Channel Clock Pin for Output PORT Master Clock Input Pin for Output PORT Digital Power Supply Pin, 3.0 3.6V Digital Ground Pin Analog Power Supply Pin, 3.0 3.6V
Note: All input pins should not be left floating.
MS0379-J-01 -4-
2005/05
ASAHI KASEI
[AK4125]
Analog Digital
FILT SMUTE, DITHER IMCLK, OMCLK UNLOCK
DVSS DVSS
@
(AVSS, DVSS=0V; Note 1) Parameter Power Supplies: Analog Digital |AVSS - DVSS| (Note 2) Input Current, Any Pin Except Supplies Digital Input Voltage Ambient Temperature (Power applied) Storage Temperature Note 1. Note 2. AVSS, DVSS
Symbol AVDD DVDD GND IIN VIND Ta Tstg
min -0.3 -0.3 -0.3 -40 -65
max 4.6 4.6 0.3 10 DVDD+0.3 85 150
Units V V V mA V C C
:
(AVSS, DVSS=0V; Note 1) Parameter Power Supplies Analog (Note 3) Digital Note 1. Note 3. AVDD
Symbol AVDD DVDD
min 3.0 3.0
typ 3.3 3.3
max 3.6 AVDD
Units V V
DVDD
:
MS0379-J-01 -5-
2005/05
ASAHI KASEI
[AK4125]
SRC (Ta=25C; AVDD=DVDD=3.3V; AVSS=DVSS=0V; Signal Frequency=1kHz; data=24bit; measurement bandwidth=20Hz~FSO/2; unless otherwise specified.) Parameter Symbol min SRC Characteristics: Resolution Input Sample Rate FSI 8 Output Sample Rate FSO 8 THD+N (Input = 1kHz, 0dBFS, Note 4) FSO/FSI = 44.1kHz/48kHz FSO/FSI = 48kHz/44.1kHz FSO/FSI = 48kHz/192kHz FSO/FSI = 192kHz/48kHz Worst Case (FSO/FSI = 32kHz/176.4kHz) Dynamic Range (Input = 1kHz, -60dBFS, Note 4) FSO/FSI = 44.1kHz/48kHz FSO/FSI = 48kHz/44.1kHz FSO/FSI = 48kHz/192kHz FSO/FSI = 192kHz/48kHz Worst Case (FSO/FSI = 48kHz/32kHz) 132 Dynamic Range (Input = 1kHz, -60dBFS, A-weighted, Note 4) FSO/FSI = 44.1kHz/48kHz Ratio between Input and Output Sample Rate FSO/FSI 1/6
Note 4. Audio Precision System Two Cascade
typ
max 24 216 216
Units Bits kHz kHz dB dB dB dB dB dB dB dB dB dB dB -
-130 -124 -133 -124 136 136 136 132 140
-91 6
MS0379-J-01 -6-
2005/05
ASAHI KASEI
[AK4125]
(Ta=25C; AVDD, DVDD=3.0 3.6V) Parameter Digital Filter Passband -0.01dB 0.985 FSO/FSI 6.000 0.905 FSO/FSI < 0.985 0.714 FSO/FSI < 0.905 0.656 FSO/FSI < 0.714 0.536 FSO/FSI < 0.656 0.492 FSO/FSI < 0.536 0.452 FSO/FSI < 0.492 0.357 FSO/FSI < 0.452 0.324 FSO/FSI < 0.357 0.246 FSO/FSI < 0.324 0.226 FSO/FSI < 0.246 0.1667 FSO/FSI < 0.226 Stopband 0.985 FSO/FSI 6.000 0.905 FSO/FSI < 0.985 0.714 FSO/FSI < 0.905 0.656 FSO/FSI < 0.714 0.536 FSO/FSI < 0.656 0.492 FSO/FSI < 0.536 0.452 FSO/FSI < 0.492 0.357 FSO/FSI < 0.452 0.324 FSO/FSI < 0.357 0.246 FSO/FSI < 0.324 0.226 FSO/FSI < 0.246 0.1667 FSO/FSI < 0.226 Passband Ripple Stopband Attenuation 0.985 FSO/FSI 6.000 0.905 FSO/FSI < 0.985 0.714 FSO/FSI < 0.905 0.656 FSO/FSI < 0.714 0.536 FSO/FSI < 0.656 0.492 FSO/FSI < 0.536 0.452 FSO/FSI < 0.492 0.357 FSO/FSI < 0.452 0.324 FSO/FSI < 0.357 0.246 FSO/FSI < 0.324 0.226 FSO/FSI < 0.246 0.1667 FSO/FSI < 0.226 Group Delay (Note 5) Note 5. L, R LRCK L, R
Symbol PB PB PB PB PB PB PB PB PB PB PB PB SB SB SB SB SB SB SB SB SB SB SB SB PR SA SA SA SA SA SA SA SA SA SA SA SA GD
min 0 0 0 0 0 0 0 0 0 0 0 0 0.5417FSI 0.5021FSI 0.3965FSI 0.3643FSI 0.2974FSI 0.2813FSI 0.2604FSI 0.2116FSI 0.1969FSI 0.1573FSI 0.1471FSI 0.1020FSI 121.2 121.4 115.3 116.9 114.6 100.2 103.3 102.0 103.6 104.0 103.3 73.2 -
typ
max 0.4583FSI 0.4167FSI 0.3195FSI 0.2852FSI 0.2182FSI 0.2177FSI 0.1948FSI 0.1458FSI 0.1302FSI 0.0917FSI 0.0826FSI 0.0583FSI
Units kHz kHz kHz kHz kHz kHz kHz kHz kHz kHz kHz kHz kHz kHz kHz kHz kHz kHz kHz kHz kHz kHz kHz kHz dB dB dB dB dB dB dB dB dB dB dB dB dB 1/fs
0.01
56 LRCK
-
MS0379-J-01 -7-
2005/05
ASAHI KASEI
[AK4125]
DC
(Ta=25C; AVDD, DVDD=3.0 3.6V) Parameter High-Level Input Voltage Low-Level Input Voltage High-Level Output Voltage (Iout=-400A) Low-Level Output Voltage (Iout=400A) Input Leakage Current Symbol VIH VIL VOH VOL Iin min 70%DVDD DVDD-0.4 typ max 30%DVDD 0.4 10 Units V V V V A
Power Supplies Power Supply Current Normal operation (PDN pin = "H") FSI=FSO=48kHz at Slave Mode: AVDD=DVDD=3.3V FSI=FSO=192kHz at Master Mode: AVDD=DVDD=3.3V : AVDD=DVDD=3.6V Power down (PDN pin = "L") (Note 6) AVDD+DVDD Note 6. DVSS
13 55 85 10 100
mA mA mA A
MS0379-J-01 -8-
2005/05
ASAHI KASEI
[AK4125]
(Ta=25C; AVDD, DVDD=3.0 3.6V; CL=20pF) Parameter Master Clock Timing Frequency Pulse Width Low Pulse Width High LRCK for Input data (ILRCK) Frequency Duty Cycle Slave Mode Master Mode LRCK for Output data (OLRCK) Frequency Duty Cycle Slave Mode Master Mode Audio Interface Timing Input PORT (Slave mode) IBICK Period (8kHz 108kHz) (108kHz 216kHz) IBICK Pulse Width Low Pulse Width High ILRCK Edge to IBICK "" (Note 7) IBICK "" to ILRCK Edge (Note 7) SDTI Hold Time from IBICK "" SDTI Setup Time to IBICK "" Input PORT (Master mode) IBICK Frequency IBICK Duty IBICK "" to ILRCK SDTI Hold Time from IBICK "" SDTI Setup Time to IBICK "" Output PORT (Slave mode) OBICK Period (8kHz 108kHz) (108kHz 216kHz) OBICK Pulse Width Low Pulse Width High OLRCK Edge to OBICK "" (Note 7) OBICK "" to OLRCK Edge (Note 7) OLRCK to SDTO (MSB) (Except I2S mode) OBICK "" to SDTO Output PORT (Master mode) OBICK Frequency OBICK Duty OBICK "" to OLRCK OBICK "" to SDTO Reset Timing PDN Pulse Width Note 7. LRCK Note 8. AK4125 PDN pin = "L" (Note 8) BICK ""
Symbol fCLK tCLKL tCLKH fs Duty Duty fs Duty Duty
min 1.024 0.4/fCLK 0.4/fCLK 8 48
typ
max 41.472
Units MHz ns ns kHz % % kHz % %
50 50
216 52
8 48
50 50
216 52
tBCK tBCK tBCKL tBCKH tLRB tBLR tSDH tSDS fBCK dBCK tMBLR tSDH tSDS tBCK tBCK tBCKL tBCKH tLRB tBLR tLRS tBSD fBCK dBCK tMBLR tBSD tPD
1/128fs 1/64fs 27 27 15 15 15 15 64fs 50 -20 15 15 1/128fs 1/64fs 27 27 20 20 20 20 64fs 50 -20 -20 150 20 20 20
ns ns ns ns ns ns ns ns Hz % ns ns ns ns ns ns ns ns ns ns ns Hz % ns ns ns
MS0379-J-01 -9-
2005/05
ASAHI KASEI
[AK4125]
1/fCLK VIH MCLK VIL tCLKH 1/fs VIH LRCK VIL tBCK VIH BICK VIL tBCKH tBCKL
Clock Timing
VIH LRCK VIL tBLR tLRB VIH BICK VIL tLRS tBSD
tCLKL
SDTO tSDS tSDH
50%DVDD
VIH SDTI VIL
Audio Interface Timing (Slave mode) Note : BICK IBICK, OBICK LRCK ILRCK, OLRCK
MS0379-J-01 - 10 -
2005/05
ASAHI KASEI
[AK4125]
LRCK
50%DVDD
tMBLR
dBCK 50%DVDD
BICK
tBSD
SDTO tSDS tSDH
50%DVDD
VIH SDTI VIL
Audio Interface Timing (Master mode)
Note : BICK IBICK, OBICK
LRCK ILRCK, OLRCK
tPD PDN VIL
Power Down & Reset Timing
MS0379-J-01 - 11 -
2005/05
ASAHI KASEI
[AK4125]
/
ILRCK PLL (Table 2 Mode 4 7) (Table 2 Mode 8 15) PLL IDIF2-0 pin
(Table 2 Mode 0 2) MCLK PLL2-0 pin
IBICK
PLL IMCLK PDN pin = "L"
2's IBICK=OBICK=64fs Mode 0 1 2 3 4 5 6 7 IDIF2 L L L L H H H H IDIF1 L L H H L L H H
IDIF2-0 pin SDTI IBICK PDN pin = "L"
MSB
IDIF0 SDTI Format ILRCK IBICK IBICK Freq L 16bit, LSB justified 32fsi H 20bit, LSB justified 40fsi Input Input L 24/20bit, MSB justified 48fsi H 24/16bit, I2S Compatible 48fsi or 32fsi L 24bit, LSB justified 48fsi H 24bit, MSB justified 64fsi Output Output L 24bit, I2S Compatible 64fsi H Reserved Table 1. Input Audio Interface Format (Input PORT) PLL2 L L PLL1 L L PLL0 L H ILRCK Freq 8k 96kHz 8k 216kHz 16k 216kHz (Note 1) IBICK Freq Depending on IDIF2-0
Master / Slave
Slave
Master
Mode 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
Master / Slave
IMCLK Not needed. (Note 4)
SMUTE (Note 5) Manual Semi-Auto
Slave IMCLK = DVSS IBICK = Input ILRCK = Input
Master IMCLK = Input IBICK = Output ILRCK = Output
L L H H H H L L L L H H H H
H L H H Reserved L L 32fsi (Note 3) Not L H 64fsi 8k 216kHz needed. (Note 2) H L 128fsi (Note 4) H H 64fsi L L 128fsi 8k 216kHz L H 256fsi 8k 108kHz H L 512fsi 8k 54kHz H H 128fsi 8k 216kHz 64fsi L L 192fsi 8k 216kHz L H 384fsi 8k 108kHz H L 768fsi 8k 54kHz H H 192fsi 8k 216kHz Table 2. PLL Setting (Input PORT) PLL
Manual Semi-Auto Manual Semi-Auto Manual Semi-Auto
Note 1. FILT pin
RC
PLL
Note 2. IBICK Note 3. IBICK = 32fsi 16bit LSB justified 16bit I2S Compatible Note 4. DVSS Note 5. SMUTE Manual Semi-Auto
MS0379-J-01 - 12 -
2005/05
ASAHI KASEI
[AK4125]
ILRCK
0123 9 10 11 12 13 14 15 0 1 2 3 9 10 11 12 13 14 15 0 1
IBICK(32fs) SDTI(i) IBICK(64fs) SDTI(i)
Don't Care 15:MSB, 0:LSB Lch Data Rch Data 15 14 13 12 10 Don't Care 15 14 13 12 210 15 14 13 0123 7 6 5 4 3 2 1 0 15 14 13 17 18 19 20 31 0 1 2 3 7 6 5 4 3 2 1 0 15 17 18 19 20 31 0 1
Figure 1. Mode 0 Timing
ILRCK
012 12 13 24 31 0 1 2 12 13 24 31 0 1
IBICK(64fs) SDTI(i)
Don't Care 19:MSB, 0:LSB Lch Data Rch Data 19 8 10 Don't Care 19 8 10
Figure 2. Mode 1 Timing
ILRCK
012 20 21 22 23 24 31 0 1 2 20 21 22 23 24 31 0 1
IBICK(64fs) SDTI(i)
23 22 43210 Don't Care 23 22 43210 Don't Care 23
23:MSB, 0:LSB Lch Data Rch Data
Figure 3. Mode 2, 5 Timing (24bit MSB)
ILRCK
0123 21 22 23 24 25 012 21 22 23 24 25 01
IBICK(64fs) SDTI(i)
23 22 4 3 2 1 0 Don't Care 23 22 43210 Don't Care
23:MSB, 0:LSB Lch Data Rch Data
2
Figure 4. Mode 3, 6 Timing (24bit I S)
MS0379-J-01 - 13 -
2005/05
ASAHI KASEI
[AK4125]
ILRCK
012 89 24 31 0 1 2 89 24 31 0 1
IBICK(64fs) SDTI(i)
Don't Care 23:MSB, 0:LSB Lch Data Rch Data 23 8 10 Don't Care 23 8 10
Figure 5. Mode 4 Timing
MCLK / PDN pin = "L" ODIF1-0 pin OBIT1-0 pin SDTO OBICK PDN pin = "L" SRC CMODE2-0 pin
MSB
2's
IBICK=OBICK=64fs Mode 0 1 2 3 4 5 6 7 CMODE2 CMODE1 CMODE0 Master / Slave OMCLK L L L Master 256fso L L H Master 384fso L H L Master 512fso L H H Master 768fso H L L Slave Not used. Set to DVSS. H L H Master 128fso H H L Master 192fso H H H Master (Bypass) Not used. Set to DVSS. Table 3. Master/Slave Control (Output PORT) Mode ODIF1 ODIF0 SDTO Format 0 L L LSB justified 1 L H (Reserved) 2 H L MSB justified 3 H H I2S Compatible Table 4. Output Audio Interface Format 1 (Output PORT) Mode 0 1 2 3 4 5 6 7 Master / Slave Slave CMODE2-0 = "HLL" Master CMODE2-0 = "HLL" OBIT1 OBIT0 SDTO OLRCK OBICK OBICK Frequency MSB justified, I2S LSB justified 32fso 36fso 64fso 40fso 48fso 64fso fso 8k 108kHz 8k 108kHz 8k 54kHz 8k 54kHz 8k 216kHz 8k 216kHz 8k 216kHz 8k 216kHz
L L 16bit L H 18bit Input Input H L 20bit H H 24bit L L 16bit L H 18bit Output Output H L 20bit H H 24bit Table 5. Output Audio Interface Format 2 (Output PORT)
MS0379-J-01 - 14 -
2005/05
ASAHI KASEI
[AK4125]
OLRCK
01 8 9 10 11 12 13 14 15 16 17 20 21 22 23 29 30 31 0 1 8 9 10 11 12 13 14 15 16 17 20 21 22 23 29 30 31 0 1 2
OBICK(64fs) SDTO(O)
15:MSB, 0:LSB 15 14 11 10 9 8 210 15 14 11 10 9 8 210
SDTO(O)
17:MSB, 0:LSB
17 16 15 14
11 10 9 8
210
17 16 15 14
11 10 9 8
210
SDTO(O) SDTO(O)
19 18 17 16 15 14 19:MSB, 0:LSB 23 22 21 20 19 18 17 16 15 14 23:MSB, 0:LSB Lch Data
11 10 9 8
210
19 18 17 16 15 14
11 10 9 8
210
11 10 9 8
210
23 22 21 20 19 18 17 16 15 14
11 10 9 8
210
Rch Data
Figure 6. LSB Timing
OLRCK
01234 13 14 15 16 17 18 19 20 21 22 23 24 31 0 1 2 3 4 13 14 15 16 17 18 19 20 21 22 23 24 31 0 1 2
OBICK(64fs) SDTO(O) SDTO(O) SDTO(O) SDTO(O)
15 14 13 12 210 15:MSB, 0:LSB 17 16 15 14 43210 17:MSB, 0:LSB 19 18 17 16 6543210 19:MSB, 0:LSB 23 22 21 20 10 9 8 7 6 5 4 3 2 1 0 23:MSB, 0:LSB Lch Data Rch Data 23 22 21 20 10 9 8 7 6 5 4 3 2 1 0 23 22 19 18 17 16 6543210 19 18 17 16 15 14 43210 17 16 15 14 13 12 210 15 14
Figure 7. MSB Timing
OLRCK
01234 14 15 16 17 18 19 20 21 22 23 24 01234 14 15 16 17 18 19 20 21 22 23 24 31 0 1 2
OBICK(64fs) SDTO(O) SDTO(O) SDTO(O) SDTO(O)
15 14 13 12 210 15:MSB, 0:LSB 17 16 15 14 43210 17:MSB, 0:LSB 19 18 17 16 6543210 19:MSB, 0:LSB 23 22 21 20 10 9 8 7 6 5 4 3 2 1 0 23:MSB, 0:LSB Lch Data Rch Data
2
15 14 13 12
210
15
17 16 15 14
43210
17
19 18 17 16
6543210
19
23 22 21 20
10 9 8 7 6 5 4 3 2 1 0
23
Figure 8. I S Compatible Timing
MS0379-J-01 - 15 -
2005/05
ASAHI KASEI
[AK4125]
1. Manual SRC SMUTE pin "H" 1024OLRCK SMUTE pin "L" - 1024OLRCK 0dB - SRC 1024OLRCK SMUTE pin - ("0") 0dB
SM U T E 1024/fso 0dB Attenuation (1) (3)
-
GD (2) SD T O GD
Figure 9. Soft Mute Function (Manual Mode) (1) 1024OLRCK (2) (3) 1024OLRCK 0dB 2. Semi-Auto PLL2-0 pin (Table 2 ) 4410/fso=100ms@fso=44.1kHz SMUTE pin "H" (PDN pin = "L" "H") (1024/fso) - ("0") (GD)
PD N pin
"L"
SM U T E pin
D on't care
"L"
0dB Attenuation 4410/fso
(1)
-
(2) GD
SD T O
Figure 10. Soft Mute Function (Semi-Auto Mode) (1) 1024OLRCK (2) MS0379-J-01 - 16 (1024/fso) 0dB (GD) 2005/05
ASAHI KASEI
[AK4125]
AK4125 pin "H"
SRC OBIT1-0 pin
SRC
DITHER
AK4125
PDN pin "L" PDN pin = "L"
SDTO
"L"
PDN pin
"L" 100ms
"L"
Case 1
External clocks (Input port) SDTI External clocks (Output port) PDN
< 100ms
Don't care Don't care Don't care
Input Clocks 1 Input Data 1 Output Clocks 1
Input Clocks 2 Input Data 2 Output Clocks 2
Don't care Don't care Don't care
< 100ms
Normal operation PD PLL lock & fs detection Normal operation
(Internal state) Power-down SDTO
PLL lock & fs detection
Power-down
"0" data
Normal data
"0" data
Normal data
"0" data
UNLOCK
Figure 11. System Reset 1
Case 2
External clocks (Input port) SDTI External clocks (Output port) PDN
< 100ms PLL lock & fs detection Normal operation
(No Clock) (Don't care) (Don't care)
Input Clocks Input Data Output Clocks
Don't care Don't care Don't care
(Internal state) Power-down
PLL Unlock
Power-down
SDTO
"0" data
Normal data
"0" data
UNLOCK
Figure 12. System Reset 2
MS0379-J-01 - 17 -
2005/05
ASAHI KASEI
[AK4125]
AK4125 fso/fsi > 4 PDN pin
External clocks (Input port or Output port) PDN pin
Figure 13 100ms ) 100ms
(Figure 13
Clocks 1
Don't care
Clocks 2
< 100ms
(Internal state) Normal operation Power-down PLL lock &
Note1
fs detection
Normal operation
SDTO SMUTE (Note2, recommended) Att.Level 0dB -dB
Normal data
Normal data 1024/fso
1024/fso
Figure 13. Sequence of changing clocks Note 1. SDTI Note 2. Note 1 "0" SMUTE PDN pin "0" "L" GD
AK4125 PLL UNLOCK pin "H"
UNOCK pin
"L" (PDN pin = "L")
PLL "H"
MS0379-J-01 - 18 -
2005/05
ASAHI KASEI
[AK4125]
PLL
FILT pin (R) (Figure 14, Table 6, 7 (C1) ) FILT pin IBICK
AK4125
FILT R C1 AVSS
(C2)
AVSS IBICK
C2
Figure 14. PLL Loop Filter [ 1. ILRCK PLL PLL2 L L L PLL1 L L H PLL0 L ILRCK R [] 8k 96kHz 1.8k 5% 8k 216kHz 1k 5% H 16k 216kHz 1.5k 5% 8k 216kHz 1k 5% L 16k 216kHz 1.5k 5% Table 6. PLL Loop Filter (ILRCK Mode) (C1, C2) C1 [F] 0.68 30% 1.0 30% 0.68 30% 1.0 30% 0.68 30% C2 [nF] 0.68 30% 2.2 30% 0.68 30% 2.2 30% 0.68 30% ]
- Note. 16kHz 216kHz 2. IBICK PLL PLL2 H PLL1 *
PLL0 ILRCK R [] C1 [F] * 8k 216kHz 470 5% 0.22 30% Table 7. PLL Loop Filter (IBICK Mode, *: Don't care)
C2 [nF] 1.0 30%
Note. IBICK Note. IBICK = 32fsi 16bit LSB justified 16bit I2S Compatible
[
]
1. IMCLK 256fs, 384fs, 512fs, 768fs 2. IMCLK 128fs 192fs Table 7
MS0379-J-01 - 19 -
2005/05
ASAHI KASEI
[AK4125]
Figure 15, 16
(AKD4125)
* Input PORT : Slave Mode, IBICK lock mode (64fsi), 24bit MSB justified * Output PORT : Slave mode, 24bit MSB justified * Dither = OFF
470 1.0n 1 FILT 0.22 2 AVSS Reset 3 PDN 4 SMUTE 5 DITHER 6 PLL2 fsi 64fsi 7 ILRCK 8 IBICK 9 SDTI 10 IDIF0 11 IDIF1 12 IDIF2 13 PLL0 14 PLL1 15 UNLOCK DVSS 29 DVDD 28 OMCLK 27 OLRCK 26 OBICK 25 0.1 AVDD 30 0.1
10
Supply 3.0 ~ 3.6V
fso 64fso DSP
AK4125
SDTO 24 ODIF1 23 ODIF0 22 CMODE2 21 CMODE1 20 CMODE0 19 IMCLK 18 OBIT1 17 OBIT0 16
DSP, uP
: - AK4125 -
AVSS, DVSS
Figure 15. Typical Connection Diagram (Slave mode)
MS0379-J-01 - 20 -
2005/05
ASAHI KASEI
[AK4125]
* Input PORT : Slave Mode, IBICK lock mode (64fsi), 24bit MSB justified * Output PORT : Master mode, 24bit MSB justified * Dither = OFF
470 1.0n 1 FILT 0.22 2 AVSS Reset 3 PDN 4 SMUTE 5 DITHER 6 PLL2 fsi 64fsi 7 ILRCK 8 IBICK 9 SDTI DSP, uP 10 IDIF0 11 IDIF1 12 IDIF2 13 PLL0 14 PLL1 15 UNLOCK CMODE2 21 CMODE1 20 CMODE0 19 IMCLK 18 OBIT1 17 OBIT0 16 DVSS 29 DVDD 28 OMCLK 27 OLRCK 26 OBICK 25 0.1 AVDD 30 0.1
10
Supply 3.0 ~ 3.6V
128fso fso 64fso DSP
AK4125
SDTO 24 ODIF1 23 ODIF0 22
: - AK4125 -
AVSS, DVSS
Figure 16. Typical Connection Diagram (Master mode)
1. AVDD, DVDD AVSS DVSS
MS0379-J-01 - 21 -
2005/05
ASAHI KASEI 2. AK4125 IBICK ILRCK 0.01UIpp Figure 17 Figure 17
[AK4125]
AK4125 Jitter Tolerance
10.00
1.00 Amplitude [UIpp]
(3)
0.10
(2)
0.01
(1)
0.00 1 10 100 Jitter Frequency [Hz] 1000 10000
(1) (2) (3)
(-50dB
)
- PLL2-0 = "L/L/L", "L/L/H", "L/H/L" ILRCK ILRCK 1 FSI = 48kHz 1UI 1/48kHz = 20.8s - PLL2-0 = "H/*/*" (* Don't care) IBCK FSI = 48kHz 1UI 1/(64 x 48kHz) = 326ns Figure 17. Jitter Tolerance
1UI (Unit Interval) 1UI IBICK 1
ILRCK
PLL
PLL AK4125 23%/sec
(FSI) 23%/sec
MS0379-J-01 - 22 -
2005/05
ASAHI KASEI 3. AK4125 Ratio 4.000 1.000 0.919 0.725 0.667 0.544 0.500 0.500 0.459 0.363 0.333 0.250 0.250 0.230 0.167 0.181 0.167 0.181 FSO/FSI [kHz] 192/48.0 48.0/48.0 44.1/48.0 32.0/44.1 32.0/48.0 48.0/88.2 48.0/96.0 44.1/88.2 44.1/96.0 32.0/88.2 32.0/96.0 48.0/192.0 44.1/176.4 44.1/192.0 32.0/192.0 32.0/176.4 8/48.0 8/44.1 Passband [kHz] Table 8 Stopband [kHz] Stopband Attenuation [dB] -121.2 -121.2 -121.4 -115.3 -116.9 -114.6 -100.2 -100.2 -103.3 -102.0 -103.6 -104.0 -104.0 -103.3 -73.2 -73.2 -73.2 -73.2
[AK4125]
Gain [dB] -0.01@ 20k -0.01@ 20k -0.01@ 20k -0.01@ 14.5k -0.19@ 14.5k -0.03@ 20k -0.01@ 20k -0.08@ 20k -0.23@ 20k -0.75@ 14.5k -1.07@ 14.5k -0.18@ 20k -1.34@ 20k -1.40@ 20k -2.97@ 14.5k -7.88@ 14.5k -2.97@ 3.625k -7.88@ 3.625k
22.000 26.000 22.000 26.000 20.000 24.100 14.088 17.487 13.688 17.488 19.250 26.232 20.900 27.000 19.202 24.806 18.700 25.000 12.863 18.665 12.500 18.900 17.600 30.200 16.170 27.746 15.860 28.240 11.200 19.600 10.278 17.987 2.800 4.900 2.5695 4.4968 Table 8. Digital Filter Example
MS0379-J-01 - 23 -
2005/05
ASAHI KASEI
[AK4125]
30pin VSOP (Unit: mm)
*9.70.1 0.3 30 1.5MAX
16 A 7.60.2 0.15 +0.10 -0.05 Detail A 0.450.2
1 0.220.1
15 0.65
0.12 M
1.20.10
0.08
NOTE: Dimension "*" does not include mold flash.
Material & Lead finish
Package molding compound: Lead frame material: Lead frame surface treatment: Epoxy Cu Solder (Pb free) plate
MS0379-J-01 - 24 -
0.10 -0.05
+0.10
5.60.1
2005/05
ASAHI KASEI
[AK4125]
AKM AK4125VF XXXBYYYYC
XXXBYYYYC
Date code identifier
XXXB : Lot number (X : Digit number, B : Alpha character) YYYYC : Assembly date (Y : Digit number, C : Alpha character)
Date (YY/MM/DD) 05/01/05 05/05/10
Revision 00 01
Reason
Page 22
Contents IBICK
MS0379-J-01 - 25 -
2005/05
ASAHI KASEI
[AK4125]
*
* * *
* *
MS0379-J-01 - 26 -
2005/05

▲Up To Search▲

Price & Availability of AK4125

	To Download AK4125 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .